



SEGA OF AMERICA, INC.
Consumer Products Division

Genesis Super 32X System OVERVIEW and HARDWARE REFERENCE

Introduction and System Features	1
Introduction	2
System Features	2
32X Hardware Specifications	4
CPU	7
RAM	8
Frame Buffer	9
Video	9
Audio	9
32X Development Tools Overview	10
32X Software Library	14
32X Graphics Development Environment	16
Data Format Support	17
2D Development	18
3D Development	18
Hardware Requirements	19
Software Requirements	20
32X Sound Development Environment	23
32X Hardware Manual (32AMP3-10-00004)	28

© 1994 SEGA. All Rights Reserved.

CONFIDENTIAL

PROPERTY OF SEGA

**32X
INTRODUCTION
and
SYSTEM FEATURES**

4/26/94

Rex Sabio
242

© 1994 SEGA. All Rights Reserved.

Introduction

Genesis Super 32X (32X) is a "2X 32 bit" hardware upgrade that will provide arcade-quality game experiences from existing 16-bit Genesis hardware.

When attached to the Sega Genesis or Sega CD, the 32X will incorporate some of the game play capabilities to be found on the upcoming "Saturn" system.

The 32X will use the Mitsumi SH2 RISC chips designed for Saturn. The two SH2 chips in the 32X will complement a newly-designed VDP (Video digital processor) chip to bring to the Genesis faster processing speed, high color definition, texture mapping, improved computer polygon graphics technology, ever-changing 3D perspective, software motion video, enhanced scaling and rotation and improved audio.


The 32X will enhance both Sega CD drives and Sega Genesis cartridges designed and developed exclusively for the system. In addition, the 32X regular games available for the Sega Genesis and the 180+ games available for the Sega CD can still be played with the 32X is attached to the Genesis hardware unit.

System Features

The following are some of the features on the 32X:


- Plugs into the Genesis Cartridge port with a pass through cartridge port
- Run by two SH2 processors (rendering of a new frame buffering the 32X shall not the frame buffer in the Genesis)
- Three display modes support 16-bit, 8-bit RGB color
- Will run 32X-only and Genesis cartridges. If the user has a Sega-CD system, 32X can be hooked up to the CD system and will run 32X-only and Sega-CD compact discs as well
- 32X will feature improved graphics capabilities, more sprites, quicker animation, and allow texture mapping
- The Genesis and 32X video-chip(s) are mixed together. Thus, graphics and sound from both systems can be overlaid through output. For example, for any given game, the background can be done through the Genesis, and the rendering through the 32X (and vice versa)
- 4 Mbits total (2 Mbits = Frame Buffer, 2 Mbits = SD-RAM)

CSX BLOCK
Version 3/8/1994



1000

1000



**32X
HARDWARE SPECIFICATIONS**

4/25/94

Rex Sabio
242

© 1994 SEGA. All rights reserved.

GGX Hardware Specifications

CPU SH2 (32 bit RISC) x 2 Internal DSP (add, times & divide)	23.01 MHz, 30 MIPS x 2, 4 KByte cache 23.01 MHz
RAM Main Work RAM Frame Buffer	2 Mbit SDRAM 1 Mbit x 2 DRAM
VDP Maximum screen size Maximum colors Display Functions	320 pixel wide x 224 pixel high 32,768 Direct Color mode, Packed pixel mode Run-length mode, Latch table method
MDGENESIS 1P Communication Port Interrupts	Eight words of dual port registers are available for communication and data transfer. An interrupt to the GGX
Sound Two channel PWM	Resolution 10 bits at 22 KHz




Fig. 1 32X Hardware Configuration



PROPERTY OF SEGA

SH2

Dual SH2's

Same CPU configuration as the Saturn. Each SH2 has 4K internal RAM. This RAM has two modes selectable from software. Mode 1 is 4K cache, which is useful for general CPU tasks. Mode 2 is 2K cache/2K RAM, which is useful for tight loop tasks such as graphic routines, geometry calculations, and sorting. The SH2's share a common bus that holds the RAM and Frame Buffers. This configuration should lead to unique programming tricks.

SD-RAM

The 2Mbits of SD-RAM, which is the same as what is used in the Saturn, has three timing bits. The read time when reading sequentially is 1 cycle.

Master Access to Frame Buffers

Both CPU's reside on the same bus. When they attempt to access the bus at the same time, the Master SH2 will win. Because both SH2's have internal cache memory, the conflict rate is low. Because there is one bus both SH2's can write to the frame buffer. This allows a programmer to split the draw work for the display into two parts if the game requires.

DMA Channels

Each SH2 has two DMA channels that can be configured to respond to the DRQ line on the chip, creating a DMA channel in the background of the CPU running. On the 32X, this line toggles every time the 68000 writes to a register on the Genesis. This allows a DMA from the 68000 to the SH2 without halting the SH2 to do the DMA. This will enable the SEGA CD to do high-performance video playback and data transfers.

IRQ Lines

The 68000 has two new IRQ's, one sent to each SH2.

I/O Ports

The number of I/O ports is still undetermined. Data can be passed through I/O ports and toggle the IRQ to initiate work.

RIFO

The RIFO (First In, First Out) allows the SH2 to write data to the frame buffer without a usual wait for the D-RAM.

Cycle Stealing

The cartridge will exist on the 68000 side. Both SH2's have master/slave access to the cartridge at all times via the cycle stealing technique. Unless the 68000 is doing a DMA, the cartridge is available at all times.

RAM

System RAM

2 Mbit SDRAM

512-Byte RAM Clear Hardware

Used for flat-shaded polygons

Frame Buffer

Dual Frame Buffer Design

Two display buffers, each 1 Mbit, are featured on the 32X itself. The 32X's can talk to one of them, while the other is being drawn to the screen.

Access From MD Side

The VDP and Frame Buffer from the Mega Drive can also be accessed.

Video

Three Display Modes

The following display modes will be supported by 32X:

- Runlength/256-CLUT display mode
- 15-bit RGB 555 color display mode
- 256-CLUT display mode

32,768/256 Color Support

Supports 32,768 colors on screen at once. Each pixel can directly select its RGB color. Direct selecting of color allows for more "live" special effects, like glow-fading, fade wipes, ground shading, and photorealistic images. This is the same color depth as VDP 1 on the Saturn.

Line Start Table

Each line of the video display has a start address. This allows for special effects, memory conservation in blank pixel areas, and hardware scrolling.

S-Video Support

The 32X supports S-Video, which allows the Genesis to output S-video in pass-through mode.

Audio

Two Channel PWM

PWM registers are used for title screen audio, and the Z80 for gameplay audio

Rex Sabio
242

32X DEVELOPMENT TOOLS OVERVIEW

4/26/94

Rex Sabio
242

© 1994 SEGA. All Rights Reserved.

The following is a list of programming tools to be used with the 32X.


Hardware

Hardware	Comments
IBM PC compatible	Code development for SH2, 68000, Z80 CPU- 486 (66 MHz), 8 MB RAM or more, 300MB HDD or more, MS-DOS 5.0 or higher
Macintosh	For graphic and sound tools
Unix Work Stations	Works with Hitachi E7000 through ethernet GNU tools
Hitachi ICDS for SH2 E7000PC E7000 EVAL board	IBM-PC parallel I/F SH2 ICE Ethernet type SH2 ICE Low cost IBM-PC parallel I/F SH2 ICE
Zedux ICE	68000
CartDev	Monitor-based development system Available in June
SegaDev	Cartridge ROM emulator
32X Target	32X development board
CD Emulator	32X/CD emulator

Software


Software	Comments
SH2 Compiler	GNU, Hitachi
SH2 Cross Assembler	GNU, Hitachi, SNASM2
SH2 Debugger	Hitachi with ICE, SNASM2
68000 Debugger	SNASM2, etc

Stand-Alone System



PROPERTY OF SEGA

Stand-Alone System



**32X
SOFTWARE LIBRARY**


4/26/94

Rex Sabio
242

© 1994 SEGA. All Rights Reserved.

1.2.1 Software Library

The following diagram list the 32X software libraries and the programs in them:



**32X
GRAPHICS DEVELOPMENT
ENVIRONMENT**

4/25/94

Rex Sabio
242


© 1994 SEGA. All Rights Reserved.

Data Format Support

The following data and formats are or will be supported:

Data type	Comment
Image Data PCT DGT2	Macintosh picture data DC mode, PP mode, RLE mode supported
Model Data DXF	Auto CAD data
3D Data SEGAI3D	Modeling, Material, Object data
Animation Data FCS	Macintosh animation data
Other Formats The following formats are scheduled to be supported in the future: • ICO • TIFF • BMP • PCX	

20 Development



30 Development



Hardware Requirements

The following hardware is required for graphic development

Tool	Hardware	Comment
Development System	Macintosh	CPU 68040 16MB RAM 100 MB HDD or more
Video Card	A 24-bit Video card, or a 24-bit color system	
Target	A SCSI system available in June	

System Layout



Software Requirements

The following software is required for graphic development:

Tool	Comment
3D kits	
SEGA converter	Same tool as for Saturn.
Simple painter	Same tool as for Saturn.
Simple animator	Same tool as for Saturn.
3D file	
Simple 3D editor	Same tool as for Saturn.

Simple Painter

A simple paint tool.

Function	Simple paint tool
Input	Image data is PICT, DGT2
Output	Image data is PICT, DGT2



Single Animator

A sprite animation tool


Function	Sprite animation tool
Input	Image data is PICT, DGT2 Animation data is PICS
Output	Animation data is PICS



Simple 3D Editor

A model data viewer that sets 3D data (material, object).

Function	Model data viewer
Input	Model data is DOP 3D data is SEGA3D Image data is PICT, DGT2 (for texture mapping)
Output	3D data: SEGA3D



SEGA Converter

A data format conversion tool.

Function	Data format conversion
Input	Image data is PICT, DGT2 (TIFF, BMP, PCX are being planned)
Output	Image data is PICT, DGT2 (TIFF, BMP, PCX are being planned)



**32X
SOUND DEVELOPMENT
ENVIRONMENT**

4/25/94

Rex Sabio
242

© 1994 SEGA. All Rights Reserved.

GSX Sound Control Plan

2WORDS will be set aside for the GSX communication port. Of the 2 WORDs, 1 WORD will be used for meta programs (SH2) sound requests. The remaining 1 WORD is exclusively for the sound driver give-and-take control over SH2 and 68000.

PWM Sound Driver

The following are some of the functions of the PWM sound driver.

- 8 bit data
- Left and right, 2-channel PWM
- Maximum sampling rate of 64.1 KHz.
- Looping (forward, alternate)
- 32 step volume change
- 3 cent step pitch control
- **CPU Power Consumption**
 - Pitch, volume control off: 2 μ s (220 μ sec)
 - Pitch, volume control on: 30 μ s (33 μ sec)

Presently, the SH2 timer is fixed at 32 μ sec.

PWM Data Format

Divide PWM data into the following information and data areas.

Information areas

TOP ADDR	LONG
LOOP START ADDR	LONG
LOOP POINT ADDR	LONG
ORIGINAL SAMPLING KEY	WORD
ENVELOPE VOLUME	WORD
PAN	WORD
NOTE ON/OFF	WORD
STATUS	WORD
FREQUENCY	WORD


Data area

Wave data converted to PWM format.




GSX Sound Development Environment

Sound Program Development Layout



Sound/Music Composition



Program Development



When the SEK available, development can be done on the game system installation



32X HARDWARE MANUAL

(Doc. # MARS-10-002594)


© 1994 SEGA. All Rights Reserved.

NO FENDER MARK

1998, 1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 26



Abstract




© 2004 Wiley Periodicals, Inc. *J Polym Sci Part A: Polym Chem* 42: 1004–1014, 2004
DOI 10.1002/pola.20004

- A custom internal ROM is allocated to 68K Vector area (\$000000-\$0000FF). All jump destinations with this RAM are to FDI ROM. Image area cartridge ROM is allocated to this area only when ROM is VRAM/DMA.
- The cartridge \$000000-\$00FFFF (4 Mbit) area is allocated to the \$800000-\$8FFFFFF area, and cannot allocate other cartridge ROM area.
- The \$900000-\$9FFFFFF area accesses a 32 Mbit cartridge area and divides it into four banks by setting the bank inside SYSREG.
- 68K and SH2 can freely access ROM, but when 68K and SH2 are accessed at the same time, SH2 has priority. The CPU then waits until the access before it has ended.
- Only the ININT (Level 4) Vector becomes RAM.
- The jump source is set to the Fix ROM Image area when the initial restoration ends.

- Only when PM equals 0 within STATUS is access of areas \$640000 - \$67FFFF and \$A15000 - \$A15FFF possible
- The 32X ID is "MARS"
- Palette can access only by word. It can not access by byte.


Rex Sabio
242

SH2 Memory Map




(Only when RM = 0 within SYN REG
can VDP REG and Palette access)

Palette can access only by words; it can not access by byte




(Write Protect)

(Access prohibited when EV=1
within SYN REG)



(However, Accessible only when PMA mode BYSPRE0)

With Write FWD, write is possible by 3 SetB. Because there are only two words, a wait is required when memory written continuously



Interrupt Levels

IREL 14	VRES	Interrupt when the MD reset button has been pressed
12	VINT	V Blank Interrupt
10	HINT	H Blank Interrupt
8	CMD INT	Interrupt through register set from MD side
6	PWM TIMER	Interrupt through PWM synchronous timer

DMA

- DMA is a dual address mode (DREQ#0 fixed) for the SH side RAM from FIFO (MD side data).
- The ROM to PWM DMA is also a dual address mode.
- For other memory to memory DMA, use the auto-request mode.
- DMA can set both master and slave, but both should not be set at the same time.
- When scanning MD DMA data in DMA for the SH side RAM from FIFO, the MD Source Address works properly only by the CD word RAM. FIFO will not run properly even if you set the MD work RAM.

MD side SYS REG

• Adapter Control Register



ADEN	Adapter Enable Bit
0	Prohibits use of SH (initial value)
1	Permits use of SH
RES	Resets SH
0	Reset (initial value)
1	Current reset
SEN	SH Reset Enable
0	No
1	Yes
FM	Frame Buffer Access Permission
0	MD (initial value)
1	SH

Switching the access permission is done via software by writing to the FM bit. Therefore, be aware that the SH side will switch even while accessing the VDP.

• Interrupt Control Register



INTIM	Master SH, Interrupt command
0	NO OPERATION (initial value)
1	Interrupt command
INTS	Slave SH, Interrupt command
0	NO OPERATION (initial value)
1	Interrupt command

Both are automatically cleared if SH performs interrupt clear.

+ Bank Set Register

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Bank Set	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ROM ROM RAM RAM

+ DREG Control Register

	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Read Only	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	ROM ROM RAM RAM RAM RAM

- RV:** ROM to VRAM DMA
 0: NO OPERATION (reset value)
 1: Start DMA
- Full:** FIFO Full
 0: Writable
 1: Unwritable

The SH side cannot access the ROM when RV=1. (When doing ROM to VRAM DMA, be sure that RV=1) When you write 0 to RV=1, wait until RV=0. (When DEL=1 no action will occur even when writing to FIFO.)

DMA	DEL	Mode
0	0	No Operation
0	1	CD-ROM Write (SHC writes data to FIFOs)
1	0	No Operation
1	1	DMA Write (Performs data copy using ROM to DMA) * Valid only when CD is connected.

The SHC begins operation when DEL is 1. Writing 0 ends the operation. It automatically becomes 1 after DMA ends.

• 68 TO SH DREQ Source Address




Sets the source address when performing DMA of the MEP side. The inside circuit begins operation of the SH side DREQ-circuit from the time that the addresses match. But because the DREQ circuit does not use this data, nothing needs to be set at the time of CPU WRITE.

• 68 TO SH DREQ Destination Address



Sets the SH side (SDRAM) address. The DREQ circuit does not use this data. Thus, when the destination address is known beforehand by SH, or when SH doesn't need to know, no settings are needed.

• 68 TO SH DREQ Length



Sets the data number (Unit: Word) to be sent to SH side. The value to be set is in 4 word units. Low order 2 bit word is ignored (00 defined). Because to set this register for both CPU WRITE and DMA WRITE. At each transfer, this register is decremented and when it becomes 0, the DREQ operation ends. Transfer is done 66/66 times when 0 is set. Read time reads the actual count value.

+ RIFO



Data is written to this register when DRQ is used by CPU WRITE.

+ SEGA TV Register



GM

Cartridge Mode

0: ROM (Initial Value)

1: DRAM

Use of this bit is predefined with other applications for the SEGA TV.

+ Communication Port



This is an 8 word bi-directional register. Read/write is possible from both the MD and SH directions, but be aware that if writing the same register from both at the same time, the value of that register becomes undefined.

• PWM Control



RPT RPTQ 1 occurrence enable (SH side only).

- 0: OFF (initial value)
- 1: ON

MONQ Sets start/mode

- 0: start (initial value)
- 1: mono

When set at mono only registers used for mono are valid

AMP0	AMP1	OUT	LMOS	LMO1H	OUT
0	0	OFF	0	0	OFF
0	1	R	0	1	R
1	0	L	1	0	L
1	1	no setting	1	1	no setting

Neither can be set to both on/off.

Cycle Register: base clock = 25.0 MHz (SH7F)

ATIME0 - 3 sets the PWM time interrupt interval as well as the RCM to PWM timer for synchronization. Interrupt is produced by

cycle register and value \times 98 cycles

• Cycle Register



The set value \times cyc becomes the cycle

ATIME0: $\text{cycle} = 1/25.00 \text{ (MHz)}$

ATIME1: $\text{cycle} = 1/25.0 \text{ (MHz)}$

• L ch Pulse Width Register



The set value x cyc becomes the pulse width.

• R ch Pulse Width Register



The set value x cyc becomes the pulse width.

• Mono Pulse Width Register



The set value x cyc becomes the pulse width.

If writing to this register, the same value is written to both Lch and Rch.

SH side SYS REG

• Interrupt Mask



HEN	H INT approval within V Mask 0 H INT not approved (initial value) 1 H INT approved
H	H Interrupt Mask 0 Mask (initial value) 1 Effective
V	V Interrupt Mask 0 Mask (initially shut) 1 Effective
CMD	Command Interrupt Mask 0 Mask (initial value) 1 Effective
FWM	FWM time/divider mask 0 Mask (initial value) 1 Effective
Cart	Cartridge interpolation 0 is inserted 1 is not inserted
ADEN	Adaptable bit 0 J2X are prohibited 1 J2X are allowed
AFM	Frame Buffer Access Permission 0 MD (initial value) 1 SH

D0 - D3 have separated registers in master and slave. Switching across permission is done simultaneously to writing to the FM bit. Therefore, be aware that the MD side will switch even while accessing the VDP.


+ Stand By Change



Use with system (Block ROM). Access to this register from the application is prohibited.

+ H Count

(Access : Byte/Word)



- Sets H and occurrence interval.

0 = each line (default)

+ DRSG Control Register

(Access : Byte/Word)



Pull

Frame Buffer, Right Cache Pull

0: Space

1: No Space

EMPTY

Frame Buffer, Right Cache Empty


0: Data

1: No Data

For others see MD side

+ 00 to 0F DRSG Source Address


(Access : Word)



See MD side

+ 88 to 8H DREG Destination Address

(Access : Word)



See MD side

+ 88 to 8H DREG Length

(Access : Word)



See MD side

+ RPD

(Access : Word)



See MD side

+ VRES Interrupt Clear

(Access : Word)



Cleares VRES interrupt. If not cleared, interrupt will continue indefinitely

+ V Interrupt Clear

(Access : Word)



Cleares V interrupt. If not cleared, interrupt will continue indefinitely

• H Interrupt Clear

(Access : Word)



Cleares H interrupt. If not cleared, interrupt will continue indefinitely.

• CMD Interrupt Clear

(Access : Word)



Cleares CMD interrupt. If not cleared, interrupt will continue indefinitely.

• PWM Interrupt Clear

(Access : Word)



Cleares PWM interrupt. If not cleared, interrupt will continue indefinitely.

• Communication Port

(Access : Byte/Word)



See MD side

• PWM Control

(Access : Byte/Word)



See MD side

• Cycle Register



See MD side

• L Pulse Width Register




See MD side

• R Pulse Width Register



See MD side

• Mono Pulse Width Register



See MD side



PROPERTY OF SEGA

VDP REG

MD and SH Common

+ Bit Map Mode

(Access : Byte/Word)

Address	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MD	SH	Pixel Data								Scan Line				Pixel Size		
A1516	A16	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14

M1	M0	Mode
0	0	Screen
0	1	Packed Pixel Mode
1	0	Direct Color Mode
1	1	Run Length Mode

240: 240 Line Mode (Valid only when PAL)

0: 324 Line (initial value)

1: 240 Line

Changing can only be done within V blank

PR1: Screen Priority (explained later)

0: MD has priority (initial value)

1: ZX has priority

Change can be done anytime but is valid from the next line

PAL:

0: PAL

1: NTSC

+ Packed Pixel Control

(Access : Byte/Word)

Address	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MD	SH															SP1
A1516	A16	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14

SP1: Screen dot left shift (explained later)

0: OFF

1: ON

Change can be done anytime but is valid from the next line

• Auto Fill Length

(Access : Byte/Word)

Address	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MD	RW															
A15104	4104															

Word length (0-255) when DRAM is being filled.

Note : The Auto Fill function will be explained later.

• Auto Fill Start Address

(Access : Byte/Word)

Address	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MD	RW															
A15108	4108	A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF														

Sets the limit of the address you want to fill. A16 - A8 are always set but A8 - A1 are incremented at each Fill.

• Auto Fill Data

(Access : Byte/Word)

Address	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
MD	RW															
A1510C	410C															

Sets data to be filled. The Fill operation will begin by setting this register.

• Frame Buffer Control

Address	D15	D14	D13	D12	D11	D10	09	08	07	06	05	04	03	02	01	00
MD SH	Read Only														R-Data 000	
41000h 4100Ah	PS FM FEN VBLK HBLK PEN														0000 00	

PS	Frame Buffer Swap
0	Transfer DRAM0 to YDP side (initial value)
1	Transfer DRAM1 to YDP side
FM	Frame Buffer Access Right
0	MD (initial value)
1	SH
FEN	Frame Buffer Access authorization
0	Access allowed (initial value)
1	Access denied
VBLK	V Blank
0	During display period
1	Whole Blank
HBLK	H Blank
0	During display period
1	Whole Blank
PEN	Palette Access Approval
0	Access approved
1	Access denied

Change of the PS bit is possible only during V Blank (VBLK =1). When changing PS bit, FM bit, and performing PLL, be sure to access the Frame Buff after confirming that FEN is equal to 0. Palette access is possible only during H and V blank. The bit swap mode can access anytime when in the direct color mode as well as Blank.

YDP

• Data Format

Run Length Mode



Length is the display dot number minus 1.
1 dot when Length = 0

Packed Pixel Mode



Direct Color Mode




Color Data when Run Length and Packed Pixel



• Priority

VDP Register PRI = 0

PRI = 1




- The MD surface is transparent when Color No. = 0.
- Only the MD surface is displayed when in the Blank Mode.

• DRAM (FRAME Buffer) MAP



Note: One line is 320 bytes.

• Surface Shift Control




Because address data that is set in a line table is in word units, it can only change a table at 2 dot units when a packed pixel. Therefore, to change the display position by 1 dot units, use the SPT bit (when performing H scroll for example). Dot shifting can be done only in screen units.

+ Auto Fill

This function fills the DRAM (Frame Buffer) with page (256 Word) units. Please be aware that fill can be done only inside a page.

Ex. 1) Start = \$0022A
Length = 183
Data = AA



Ex. 2) Start = \$00280
Length = 180
Data = 55



If a Length value is set that exceeds the page, as in example 2, then the address will return to the head of the page.

Auto Fill Address revises the values as shown below.



Fill time calculation formula $7 + 3 \times \text{Length (cyc)}$

HTM: 80ns = $1/13.01 \text{ (MHz)}$

RAM: 80ns = $1/12.5 \text{ (MHz)}$

Precautions Concerning VDP

- When accessing the palette RAM during the display interval (HBLK = 0 and VBLK = 0) in the packed pixel mode, there will be a wait until entering Blank.
- The internal circuit ignores the access of a CPU accessing VDP that does not have permission for VDP access by H1 bit. Be particularly aware when reading that undefined data will be readout.
- The four areas that receive access control from the PM bit are the Freeze Buffer, Over Write Image, VDP Register, and Palette RAM.
- The development board halts access of the VDP by the CPU that does not have permission from the PM bit to access the VDP.

Rex Sabio
242

Access Time Table (These may change depending on the development situation thereafter)

Sclk = 23.01 MHz

Vclk = 7.67 MHz

• ROM Image Area

Read / Write			
512	min.	5	Sclk wait
	max.	15	Sclk wait
(If Sclk wait when reading access of 64K that is not an internal)			
64K	min.	0	Vclk wait
	max.	5	Vclk wait

• Frame Buffer

Read			
512	min.	4	Sclk wait
	max.	8	Sclk wait
Write			
512	min.	1	Sclk wait
	max.	8	Sclk wait
Read / Write			
64K	min.	1	Vclk wait
	max.	3	Vclk wait

• SYS REG

Read			
512	1	Sclk wait	
Write			
512	1	Sclk wait	
64K	0	Vclk wait	

• VDP REG

Read			
512	4	Sclk wait	
Write			
512	4	Sclk wait	
64K	0	Vclk wait	

• Boot ROM

512	1	Sclk wait
-----	---	-----------

Precautions When Using SH2 ICE

The following restrictions apply until you are able to change to the latest ICE (about 6 months)

- All SH7604 E7000 V1.0 restrictions are in effect
- SDRAM cannot be accessed by the cache through
- Data cannot be properly transferred even when treating SDRAM in the DMA source and the destination in the SDRAM by DMA.
- With an Expansion Board
 - SH ROM access has a minimum 6 clock wait (8 clock access)
 - SH VDP register has a minimum 5 clock wait (7 clock access)
- The current SH2 ICE cannot access the SDRAM with cache through. You must be careful when read/writing data by both master and slave since the cache can not be turned OFF. The SH2 final chip does not occur in the problem mentioned above
- VDP REG and Palette have a minimum 5 clock wait (7 Clock access)

Note: SH in this document refers to SH7604 (SH2)